View SM802116_4640714.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SM802116 clockworks ? fibre channel (106.25mhz, 212.5mhz) ultra-low jitter, lvds frequency synthesizer clockworks is a trademark of micrel, inc rotarywave is a registered trademark of multigig, inc. micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1 ( 408 ) 944-0800 ? fax + 1 (408) 474-1000 ? http://www.micrel.com general description the SM802116 is a member of the clockworks ? family of devices from micrel and provides an extremely low-noise timing solution for fibre channel clock signals. it is based upon a unique patented rotarywave ? architecture that provides very-low phase noise. the device operates from a 3.3v or 2.5v power supply and synthesizes lvds output clocks at 106.25mhz or 212.5mhz. there are normally two clock outputs, but one output can be achieved by powering down the second output with the oe pin. the SM802116 accepts a 26.5625mhz crystal or lvcmos reference clock. data sheet and support documentation can be found on micrel?s web site at: www.micrel.com . features ? generates one or two lvds clock outputs at 106.25mhz or 212.5mhz ? 2.5v or 3.3v operating range ? typical phase jitter @ 106.25mhz (637khz to 10mhz): 190fs ? industrial temperature range (?40 c to +85 c) ? green, rohs, and pfos compliant ? available in 24-pin 4mm 4mm qfn package applications ? fibre channel ? storage networking (san, nas) block diagram july 2011 m9999-071811-a hbwhelp@micrel.com or (408) 955-1690
micrel, inc. SM802116 july 2011 2 m9999-071811-a hbwhelp@micrel.com ordering information (1) part number marking shipping temperature range package SM802116umg 802116 tube ?40c to +85 c 24-pin qfn SM802116umgr 802116 tape and reel ?40c to +85 c 24-pin qfn note: 1. devices are green, rohs, and pfos compliant. pin configuration 24-pin qfn (top view) pin description pin number pin name pin type pin level pin function 19, 20 /q1, q1 o, (dif) lvds differential clock output from bank 1 106.25mhz or 212.5mhz 22, 23 /q2, q2 o, (dif) lvds differential clock output from bank 2 106.25mhz or 212.5mhz 24 vddo2 pwr power supply for output bank 2 2 vsso2 pwr power supply ground for output bank 2 3 pll_bypass i, (se) lvcmos pll bypass, selects output source 0 = normal pll operation 1 = output from input reference clock or crystal 45k ? pull-down 4 xtal_sel i, (se) lvcmos selects pll input reference source 0 = ref_in, 1 = xtal, 45k ? pull-up or (408) 955-1690
micrel, inc. SM802116 july 2011 3 m9999-071811-a hbwhelp@micrel.com or (408) 955-1690 pin description (continued) pin number pin name pin type pin level pin function 5, 11, 16, 18 test factory test pins , do not connect anything to these pins. 1 vdd pwr core power supply 13, 14, 15 vss pwr core power supply ground 17 vddo1 pwr power supply for output bank 1 21 vsso1 pwr power supply ground for output bank 1 8 ref_in i, (se) lvcmos reference clock input 9 xtal_in i, (se) 12pf crystal crystal reference input, no load caps needed. (see figure 5) 10 xtal_out o, (se) 12pf crystal crystal reference output, no load caps needed. (se figure 5) 6 fsel i, (se) lvcmos frequency select, 1 = 106.25mhz, 0 = 212.5mhz, 45k ? pull-up 7 oe1 i, (se) lvcmos output enable, q1 disables to tri-state, 0 = disabled, 1 = enabled, 45k ? pull-up 12 oe2 i, (se) lvcmos output enable, q2 disables to tri-state, 0 = disabled, 1 = enabled, 45k ? pull-up truth tables pll_bypass xtal_sel oe2 oe1 input output 0 ? 1 1 ? pll 1 ? 1 1 ? xtal/ref_in ? 0 1 1 ref_in ? ? 1 1 1 xtal ? ? ? 0 1 ? q2 tri-state ? ? 1 0 ? q1 tri-state fsel output frequency (mhz) 0 212.5 1 106.25
micrel, inc. SM802116 july 2011 4 m9999-071811-a hbwhelp@micrel.com or (408) 955-1690 absolute maximum ratings (1) supply voltage (v dd , v ddo1/2 ) ......................................+4.6v input voltage (v in ) .............................. ? 0.50v to v dd + 0.5v lead temperature (soldering, 20s )............................ 260c case temper ature ..................................................... 115c storage temperature (t s ) ......................... ? 65 c to + 150c operating ratings (2) supply voltage (v dd , v ddo1/2 )............... +2.375v to +3.465v ambient temperature (t a ) .......................... ?40c to +85c junction thermal resistance (3) qfn ( ja ) still-air ......................................................... 50c/w qfn ( jb ) junction-to-board ....................................... 30c/w dc electrical characteristics (4) v dd = v ddo1/2 = 3.3v 5% or 2.5v 5% v dd = 3.3v 5%, v ddo1/2 = 3.3v 5% or 2.5v 5% t a = ? 40c to + 85c. symbol parameter condition min. typ. max. units v dd , v ddo1/2 2.5v operating voltage 2.375 2.5 2.625 v v dd , v ddo1/2 3.3v operating voltage 3.135 3.3 3.465 v 106.25mhz - 1 output 77 96 106.25mhz - 2 outputs 89 110 212.5mhz - 1 output 85 106 i dd ref_in supply current v dd + v ddo xtal_sel = 0 outputs open 212.5mhz - 2 outputs 100 124 ma 106.25mhz - 1 output 87 108 106.25mhz - 2 outputs 99 123 212.5mhz - 1 output 97 120 i dd xtal supply current v dd + v ddo xtal_sel = 1 outputs open 212.5mhz - 2 outputs 111 137 ma lvds dc electrical characteristics (4) v dd = v ddo1/2 = 3.3v 5% or 2.5v 5% v dd = 3.3v 5%, v ddo1/2 = 3.3v 5% or 2.5v 5% t a = ? 40c to + 85c. r l = 100 ? across q and /q. symbol parameter condition min. typ. max. units v od differential output voltage figure 1 275 350 475 mv v od v od magnitude change 40 mv v os offset voltage 1.15 1.25 1.50 v v os v os magnitude change 50 mv notes: 1. permanent device damage may occur if absolute maximum ratings are exceeded. this is a stress rating only and functional oper ation is not implied at conditions other than those detailed in the operational sections of this data shee t. exposure to absolute maximum rating con ditions for extended periods may affect device reliability. 2. the data sheet limits are not guaranteed if t he device is operated beyond the operating ratings. 3. package thermal resistance assumes exposed pad is soldered (o r equivalent) to the devices most negative potential on the pcb . 4. the circuit is designed to meet the ac and dc specifications shown in the above table(s) after thermal equilibrium has been established.
micrel, inc. SM802116 july 2011 5 m9999-071811-a hbwhelp@micrel.com or (408) 955-1690 lvcmos (pll_bypass, xtal _sel, oe1/2, fsel) dc electrical characteristics (4) v dd = 3.3v 5%, or 2.5v 5%, t a = ? 40c to + 85c. symbol parameter condition min. typ. max. units v ih input high voltage 2 v dd + 0.3 v v il input low voltage ? 0.3 0.8 v i ih input high current v dd = v in = 3.465v 150 a i il input low current v dd = 3.465v, v in = 0v ? 150 a ref_in dc electrical characteristics (4) v dd = 3.3v 5%, or 2.5v 5%, t a = ? 40c to + 85c. symbol parameter condition min. typ. max. units v ih input high voltage 1.1 v dd + 0.3 v v il input low voltage ? 0.3 0.6 v xtal_sel = v il , v in = 0v to v dd ? 5 5 a i in input current xtal_sel = v ih , v in = v dd 20 a crystal characteristics parameter condition min. typ. max. units mode of oscillation 12pf load fundamental, parallel resonant frequency 26.5625 mhz equivalent series resistance (esr) 50 ? shunt capacitor, c0 1 5 pf correlation drive level 10 100 uw
micrel, inc. SM802116 july 2011 6 m9999-071811-a hbwhelp@micrel.com or (408) 955-1690 ac electrical characteristics (4, 5) v dd = v ddo1/2 = 3.3v 5% or 2.5v 5% v dd = 3.3v 5%, v ddo1/2 = 3.3v 5% or 2.5v 5% t a = ? 40c to + 85c. r l = 100 ? across q and /q. symbol parameter condition min. typ. max. units f out1 output frequency 1 fsel=1 106.25 mhz f out2 output frequency 2 fsel=0 212.5 mhz f ref reference input frequency 26.5625 mhz t r /t f lvds output rise/fall time 20% ? 80% 100 220 400 ps odc output duty cycle 48 50 52 % t skew output-to-output skew note 6 45 ps t lock pll lock time 20 ms t jit (? ) rms phase jitter (7) 106.25mhz integration range (637khz ? 10mhz) integration range (12khz ? 20mhz) 212.5mhz integration range (637khz ? 10mhz) integration range (12khz ? 20mhz) 190 250 180 240 fs spurious noise components 26.5625mhz using 106.25mhz 26.5625mhz using 212.5mhz ? 90 ? 85 dbc notes: 5. all phase noise measurements were taken with an agilent 5052b phase noise system. 6. defined as skew between outputs at the same supply voltage and with equal load conditions; m easured at the output differenti al crossing points. 7. measured using 26.5625mhz crystal as the input reference source. if using an exter nal reference input, use a low phase noise source. with an external reference, the phase noise will follow the input source phase noise up to about 1mhz.
micrel, inc. SM802116 july 2011 7 m9999-071811-a hbwhelp@micrel.com or (408) 955-1690 application information input reference when operating with a crystal input reference, do not apply a switching signal to ref_in. crystal layout keep the layers under the crystal as open as possible and do not place switching signals or noisy supplies under the crystal. crystal load capacitance is built inside the die so no external capacitance is needed. see the selecting a quartz crystal for the cloc kworks flex i family of precision synthesizers application note for further details. contact micrel?s hbw applic ations group if you need assistance on selecting a suitable crystal for your application at hbwhelp@micrel.com . lvds outputs lvds outputs are to be terminated with 100 ? across q and /q. for best performance load all outputs. you can dc or ac-couple the outputs.
micrel, inc. SM802116 july 2011 8 m9999-071811-a hbwhelp@micrel.com phase noise plots phase noise plot: 106.25mhz, 637khz ? 10mhz 184fs phase noise plot: 106.25mhz, 12khz ? 20mhz 241fs or (408) 955-1690
micrel, inc. SM802116 july 2011 9 m9999-071811-a hbwhelp@micrel.com phase noise plots (continued) phase noise plot: 212.5mhz, 637khz ? 10mhz 178fs phase noise plot: 212.5mhz, 12khz ? 20mhz 234fs or (408) 955-1690
micrel, inc. SM802116 july 2011 10 m9999-071811-a hbwhelp@micrel.com figure 1. duty cycle timing figure 2. all outputs rise/fall time figure 3. rms phase/noise jitter or (408) 955-1690
micrel, inc. SM802116 july 2011 11 m9999-071811-a hbwhelp@micrel.com figure 4. lvds output load and test circuit figure 5. crystal input interface or (408) 955-1690
micrel, inc. SM802116 july 2011 12 m9999-071811-a hbwhelp@micrel.com package information 24-pin package type micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel +1 (408) 944-0800 fax +1 (408) 474-1000 web http://www.micrel.com micrel makes no representations or warranties with respect to t he accuracy or completeness of the information furnished in this data sheet. this information is not intended as a warranty and micrel does not assume responsibility for it s use. micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. no license, whether expre ss, implied, arising by estoppel or other wise, to any intellectual property rights is granted by this document. except as provided in micrel?s terms and conditions of sale for such products, mi crel assumes no liability whatsoever, and micrel disclaims any express or implied warranty relating to the sale and/or use of micrel products including l iability or warranties relating to fitness for a particular purpose, merchantability, or infringement of an y patent, copyright or other intellectual p roperty right. micrel products are not designed or authori zed for use as components in life support app liances, devices or systems where malfu nction of a product reasonably be expected to result in pers onal injury. life support devices or system s are devices or systems that (a) are in tended for surgical impla into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significan t injury to the user. a purchaser?s use or sale of micrel produc ts for use in life support app liances, devices or systems is a purchaser?s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. can nt ? 2011 micrel, incorporated. or (408) 955-1690

▲Up To Search▲

Price & Availability of SM802116

	To Download SM802116 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .